Abstract
Introduction
With the growth market for wired and wireless communication systems, various electronics and applications increase the demand for high resolution sigma delta modulator ADCs. For example, the global system for mobile communications (GSM) has become the most popular standard for mobile communications all over the world, and analog-to-digital converters (ADCs) are one of the key modules in a GSM system. There are two realizations of △∑ modulators. One is based on continuous-time (CT) circuitry. Due to their inherent anti-aliasing filtering performance and higher permissible frequency, CT sigma delta modulators are widely used to realize ADCs with 10MHz or wider bandwidths [1] . The other one is discrete-time (DT) switched-capacitor (SC) circuitry, which is used to achieve very high resolution with low bandwidth. In order to expand the bandwidth of DT SC sigma delta modulators, we have many to do with the structure.
There are many architectures and design topologies for △∑ ADCs. As for the topologies, cascaded architectures have displayed advantages in high-resolution and wideband applications, but more power and die area are consumed by more stringent matching and integrator leakage requirements. And continuous time implementations are appropriate due to their high speed, but clock jitter, excess loop delay and a large time constant shift restrict their available resolution [2] . For the purpose the high resolution requirements where some applications require the resolution of above 14 bits [3] , we select discrete time sigma delta modulator. DT △∑ ADCs can also achieve 10 to 20MHz bandwidth [4] if some techniques such as double sampling [5] and extra loop delay could be used. The feed-forward structure with low distortion [6] has also been used in modulators because in those loop filter processes only the quantization for all integrators are relaxed, especially when using a multi-bit quantizer. For a high speed △∑ ADC in wideband applications, the time of feedback dynamic element matching becomes critical becomes only the non-inverting time between the sampling and holding period are used for feedback DAC. This paper is to solve the stability of △∑ modulator when added a extra delay and restore the signal and noise transfer function to retain low-distortion characteristics.
This paper is organized as follows: a design technique using linear system theory is proposed to solve stability issues for △∑ ADCs with extra loop delay in Section 2. Section 3 explains the procedure for loop filters with maximally flat noise transfer function (NTF) and for pole/zero optimized NTF of the 4th-order wideband sigma-delta modulator. The MATLAB model and the simulation results to verify the effectiveness are described in Section 4. Finally, conclusions are briefly given in Section 5 and Section 6 gives the acknowledgements.
Proposed Technique to Compensate the Introducing the Extra Delay
The conventional 4th-order feed-forward sigma-delta modulator is shown in Figure 1 . It is so-called cascade of integrators feed-forward form (CIFF) [7] . From the Figure 1 , we can see that there are obvious drawbacks in this structure. Although the feedback DAC timing constraint is greatly relaxed by using 1-bit DAC, in a high speed modulator, the additional long processing time of the signal in the quantizer would greatly alter the STF and NTF, resulting in a decrease in performance. Even if we do not use a multi-bit quantizer, we must introduce an extra delay in the modulator. If we use double-sampling △∑ ADCs, a delay phase in DAC feedback path means a full cycle extra delay in loop filters. 
If we add a full-cycle delay in the feedback loop, which is also called the feedback DAC path, the order of the loop filter increase by one. And the resulting noise transfer function
In Figure 2 gives the pole/zero locations for a conventional 4th order △∑ ADC. Checking the pole/zero locations of the new ) (z NTF and compared with the conventional 4th order △∑ ADC with
, the additional zero is located at the origin while the four complex conjugate poles move out of the unit-circle. We can conclude that the extra delay induces instability in the △∑ ADC.
Figure 2. The Pole/zero Locations of the Conventional 4th Order CIFF Structure
The instability caused by the extra delay can be solved by some techniques. We can adjust the coefficients of the feed-forward paths after introducing the extra delay to make the system stable. From the equation (2), we can get that there are only four independent coefficients for the five order loop filter. So the system is not controllable, and it is impossible to adjust the coefficients to match the desired NTF unless an independent variable is added. For example, we add the extra delay in the feedback path, showed in the Figure 3 . In order to match the output signal of the filter and other feed-forward signal, the value of the gain for the additional independent branch should be assumed reasonable. Next step is to how to decide that value and the instability issue can be explained using linear system theory [8] . 
Procedure of the Loop Filter Design
The instability issue of the additional extra delay can be solved by using linear system theory. In order match the coefficients of the conventional structure in Figure 1 and the modified structure in Figure, Therefore, equation (3) can be re-arranged as
We can get a matrix notation as bellows: So we get the follow equations:
Using the above equations, we can get the modified structure"s feed-forward coefficients. It can also be applied to feed-back structures.
After solving the problem caused by introducing the extra delay, it begins to consider the signal and noise transfer function. As we all know, the unity-STF [9] sigma delta modulator which is the so-called cascade of integrators feed-forward form has the low distortion property. In wideband sigma delta applications, low distortion is selected to reduce the design requirements of op-amps and we get a wider frequency band above 1MHz.
If we design a low distortion sigma delta modulator, the modified structure changes the signal transfer function, which is not unity. In order to get a unity STF, we must add some 
If the STF is unity, the DAC feedback path delay which is used to implement the DEM circuits could match the delay at the modulator input. If the DEM timing [11] is stringent, the mismatch can cause imperfect cancelling of signal component at the loop filter input and increase the linearity requirements of the modulator. Although the DEM timing and modulator input delay can be rightly controlled by clock signal in switched-capacitor △ ∑ ADCs, the insufficient speed of switched-capacitor can introduce gain error at the DAC feedback path and it should be avoided in actual realization.
It is known that the sampling frequency is usually limited by the available process, and the largest oversampling ratio of the △∑ ADC is low in wideband applications. The noise shaping can not fully depend on the improved oversampling ratio. Pole and zero optimization are usually used to enhance the noise shaping. Considering the pole and zero optimization and the extra loop delay within the loop, the same technique as was described earlier can be used to stabilize the loop. In this case, we consider one pair pole and zero optimization for 4th order sigma delta modulator. The corresponding loop filter transfer function is To match the H(z) and H"(z), we can get similar equations like equation (8) to (10) . Considering the pole and zero optimization [12] , we can also calculate the coefficients of the modified structure by making the variables in the matrix notation to be equal. The same conclusion can be easily extended to △∑ ADC using general multi pair pole and zero optimization.
Implementation of the Proposed Structure
To verify the proposed techniques, a 4th order wideband sigma delta modulator is proposed. Figure 1 shows a conventional cascade of integrators feed-forward structure. Since the DEM block can only be implemented with the non-overlapping interval between two clock phases, the oversampling ratio of the structure should not be larger in the high speed applications. Figure 4 shows the modified block diagram of a low distortion sigma delta modulator. The first integrator of the loop filter becomes a delayed integrator because of added an extra one-cycle delay in the feedback path. The DEM timing is greatly relaxed and improves the linearity of the multi-bit feedback DAC. The more time is given to implementation of DEM algorithms such as data weight average (DWA) [13] . The corresponding coefficients can be obtained by the matrix notation (16), considering pole and zero optimization. So the modified structure"s linearity is improved and the signal to noise ratio (SNR) is also larger than conventional structure because of the improved linearity of the feedback DAC. In Figure 4 , we can also consider low distortion. Because the appreciation of wideband sigma delta modulator, we must adjust the signal transfer function of the modified structure. Just as discussed before, we add one delay before the first integrator to cancel the feedback signal and add one delayed branch to match the feedback f k branch. Finally, the STF of the modified structure is unity and the modulator behaves low distortion property.
The Simulation of the Proposed MATLAB Model
The proposed MATLAB model of the modified structure is shown in Figure 5 .
Figure 5.The MATLAB Model of the Proposed Structure
The coefficients of conventional structure can be initialized by the well-known "delsig" toolbox with an NTF whose maximum out-of-band gain is 1.5 for stability [14] . Then equivalent transformations based on the proposed linear design technique and restore the STF to make it to be unity. Finally, the scaling of internal nodes" signal swings was performed and all coefficients were processed by rational approximations in order for switched capacitor circuit implementation except for the two too small ones g1 and g2.
The structure can be applied to multi-bit quantizer and the modified Lee"s approximate criterion [14] could be used to estimate stability. One rule is to make the NTF not larger than 1.5. Figure 6 is the simulation results of the architecture. The input frequency bandwidth is 2.5MHz, and the sampling frequency is 160MHz under 32 oversampling ratio. 
